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Abstract—DC networks have proven advantages in high volt-
age (HVDC) transmission systems, and now they are expanding to
medium and low voltage distribution networks. One of the major
challenges is to develop reliable dc-dc voltage transformation
achieving high efficiency and performance, especially at high
voltage and high step ratio. New resonant modular multilevel
topologies have arisen as an alternative, mainly because of
advantages such as optional use of transformers, natural voltage
balance, simple control and soft-switching capability. However,
this type of operation generates a high peak current, does
not allow control of power flow in all power range and has
a limited range of voltage variation. This paper proposes an
asymmetrical triangular current mode (ATCM) applied to high
step ratio Modular Multilevel dc-dc Converters. The proposed
modulation increases the efficiency and achieves bidirectional
control of the power, soft-switching and a natural balance of
the voltage in the cell capacitors. The experimental results show
the bidirectional operation and the capacitor voltage balance of
the converter under different operating conditions with higher
efficiency (97.72%) and lower peak current compared to previous
reports of this topology using resonant operation.
Index Terms—dc-dc conversion, modular multilevel converter,
high step ratio conversion, triangular current mode.
I. INTRODUCTION
D IRECT current has important advantages over alternatingcurrent in the transmission of electrical energy, such as
lower power losses, less and smaller cables and absent of
reactive power nor peak voltages. However, these advantages
have not been enough for the massive implementation of dc
power systems due to the lack of competitive dc technology,
especially high voltage dc-dc converters. The exception is
the mature current source converter for high voltage direct
current (HVDC) systems, which has demonstrated to be an
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economically and technically attractive option, mostly in spe-
cific point-to-point transmission systems such as offshore wind
farms and long transmission lines [1]. Nowadays, the voltage
source converter (VSC) in HVDC systems has arisen with the
use of the modular multilevel converter (MMC) [2], because
it introduces the capability to compensate reactive power, ac
voltage control, black-start functionality, and multi-terminal
connection allowing large meshed and radial HVDC networks
[3], [4]. On the other hand, the development of medium and
low voltage direct current (MVDC-LVDC) networks is also of
great interest due to the increase in dc loads and dc generation
sources such as photovoltaic solar panels, electric vehicles and
battery energy storage systems. In this scenario, the dc-dc
conversion that allows the interconnection of HVDC, MVDC
and LVDC systems is a key element for the development of
the networks of the future.
A dc-dc converter for HV and MV range should provide
high efficiency, bidirectional power flow, voltage regulation
and fault blocking capability [5], [6]. Several dc-dc converter
topologies have been proposed, but there are two converter
technologies that stand out for their high reliability, modularity
and flexibility: the input-series output-parallel (ISOP) convert-
ers, based on dc-dc building blocks [7]–[12]; and the modular
multilevel front-to-front (MMC-FTF) converters [13]–[19].
The FTF-MMC uses two MMCs connected through a trans-
former and operates at medium-frequency to reduce the size of
the transformer and the passive elements of the converter [14].
This solution provides full bidirectional power flow control
and galvanic isolation, but it requires a complex voltage
control and hard-switching operation that reduce efficiency,
especially in high step ratio voltage transformation.
To solve this problem, resonant MMC topologies have
been proposed for high step voltage ratio [20]–[23], adding
soft-switching operation to decrease the power losses. These
proposals used a resonant tank formed by the capacitors of
the cells which is excited by a square wave voltage at the
resonant frequency, achieving zero-current-switching (ZCS) in
the semiconductor devices. The voltage gain can be controlled
changing the number of cells used in the stack modulation
[21], [22], but it is more suitable for reconfiguration or for
a degraded operation rather than for accurate voltage control
due to its step behaviour. Thus, control through the variation
of the operating frequency has been the most employed
technique [20], [24], allowing precise control of transferred
power. However, operation at a frequency different than the
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resonant frequency is more complex to model and the ZCS is
lost, limiting the power range in which the converter is highly
efficient. Also, the resonant operation is highly sensitive to
the parameters of the resonant tank, requires a design that
carefully considers parasitic elements, and generates high peak
current in the ac link. This high peak current cause high
conduction losses and low efficiency despite its soft-switching
capability.
Alternatively, triangular current mode (TCM) scheme ap-
plied to dual active bridge (DAB) dc-dc converters [25], [26]
achieves bidirectional control of the power maintaining ZCS
operation without resonance. Therefore, the design process and
control scheme are simpler than resonant operation, extending
high-efficiency operation to full power range. Also, the bi-
directional operation using TCM has a symmetrical gain in
both directions of the power flow. In the resonant case, it needs
a symmetric resonant tank as PI type or T type LCL/CLC
resonant tank to get a symmetric gain [27], [28]. However,
TCM has not been applied in MMC topologies because it is
not compatible in a single-pole configuration.
This paper presents a new asymmetrical triangular current
mode (ATCM) for high step ratio dc-dc MMC, which achieves
bidirectional power flow through a simple control law, main-
tains ZCS operation, reduces the peak current compared to
resonant mode, and presents natural balance of the voltage
in the cell capacitors without the need of complex control
strategies [29]. The high step ratio dc-dc MMC topology
is presented in Section II, the proposed modulation of the
converter is described in Section III and the dynamic balance
of power is analysed in Section IV. Finally, the simulation and
experimental results are shown in Section V.
II. HIGH STEP RATIO MODULAR MULTILEVEL DC-DC
CONVERTER
The topology of the high step ratio dc-dc MMC is shown
in Fig. 1. The high-voltage port contains a stack of N half-
bridge cells connected through an inductor to an active full-
bridge converter, enabling the bidirectional control power flow
between the high-voltage side (VHV ) and the low-voltage
side (VLV ). A transformer could be optionally used between
the inductor and the full-bridge to provide galvanic isolation
and a higher step ratio. Additionally, filters are connected
in high-voltage and low-voltage side to decrease voltage and
peak current, but they are not considered in the analysis for
simplicity.
The dynamic equations that describe the general operation
of the converter consider the voltages at both side of the
inductor vL1 and vL2 as is shown in (1)-(2). The voltage vL1 is
the difference between the voltage VHV and the voltage in the
half-bridge stack vstack. The voltage vstack is the sum of all
voltages in the half-bridge cells vi, therefore it can be defined
in terms of the commutation state Si-HB ∈ {1, 0} and the
capacitor voltage vci of each cell (vstack =
∑N
i=1 vci ·Si-HB).
On the other hand, the voltage vL2 is determined by the
full-bridge commutation state SFB ∈ {1, 0,−1} and the low
voltage VLV (vL2 = VLV · SFB). The inductor current iL,
































Fig. 1. Topology of the high step ratio dc-dc MMC using half-bridges in
cells.
cell capacitor defines the capacitor voltage waveform vci in
each half-bridge cell (2), determining their ripple, mean value
and dynamic behaviour. The resistance req represents the total
conduction loss resistance in the converter generated by the








vci · Si-HB︸ ︷︷ ︸
vL1






= iL · Si-HB (2)
The inductor current iL is controlled through the modulation
of the voltages vL1 and vL2. And the direction and magnitude
of power are controlled directly with the inductor current.
III. PROPOSED MODULATION TECHNIQUE
The triangular control mode (TCM) requires a coordinated
three-level voltage in both terminals of the inductor, vL1 and
vL2. The full-bridge generates three-levels in vL2 by using
unipolar modulation, but the stack requires a special modula-
tion to get three-levels in vL1. The following subsection III-A
presents the proposed stack modulation. Then, subsection III-B
presents the triangular current mode proposal.
A. Half-Bridges Stack Modulation
The proposed modulation in the stack is aimed to generate a
three-level voltage vL1 controlled by transitions times t1, t3,































Fig. 2. Operation waves in high voltage side for N=5 cells and j=2.
t4 and t6 as is shown in Fig. 2, extending the modulation
presented in [23] to an asymmetric operation. In order to
achieve this, the cells are modulated with the same waveform
using a phase shift of TS to reduce the resultant switching-
frequency and to achieve a balanced use of the cells. The
commutation state of the first half-bridge cell Sj1 is considered
as a periodical signal of period N · Ts defined by transition
times and a free parameter j as is shown in (3). j is a free
parameter that defines a set of different cell waveforms in the
half-bridge cell that cause the same voltage in the stack if
j ∈ N | (0 ≤ j < N − 1).
Sj1-HB(t) =

0 if t1 < t < t4
t6 + j · Ts < t < t3 + (j + 1)Ts
1 else
(3)
Therefore, a time-controlled voltage vstack of three-levels
centred on (N − 1)VC , amplitude VC and period Ts is
generated in the stack if the voltage in the cells are phase
shifted by Ts and all the capacitor voltages in the cells are
balanced and equal to VC , as is determined in (4).
vstack =

0 < t < t1
(N − 1)VC t3 < t < t4
t6 < t < Ts
(N − 2)VC t1 < t < t3
N · VC t4 < t < t6
(4)
Finally, a voltage vL1 of three-levels centred on zero,
amplitude VC , period Ts and controlled by transition times
t1, t3, t4 and t6 is obtained if the relation (5) is achieved, as







0 < t < t1
0 t3 < t < t4
t6 < t < Ts
VC t1 < t < t3
−VC t4 < t < t6
(6)
The proposed modulation waveforms for each cell is illus-
trated in Fig. (2), taking N = 5 and j = 2 as an example. The
successful operation relies on all cells being healthy. However,
in case of failure, it is possible to bypass the faulty cell and
adjust the VC to the new number of cells.
B. Asymmetrical Triangular Current Mode (ATCM)
Considering the stack modulation previously presented and
neglecting the equivalent resistance req , the dynamic equation
(1) can be simplified to (7). This model is equivalent to a DAB
linked by an inductor, allowing the use of the triangular current
mode (TCM) [25]. TCM controls the power flow through the
transition times of the voltages on both sides of the inductor.
Therefore, the slope of the inductor current iL is defined by
the inductance L and its voltage, which is imposed by the
difference between the voltages controlled by the stack vL1
and the full-bridge vL2 (7). The main advantages of the TCM
are that it operates with soft-switching in most semiconductor




= vL1 − vL2 (7)
Conventional TCM generates a symmetric current in the
inductor, which is desired for DAB converters, but it is a prob-
lem for the proposed topology. A symmetric current would
generate zero power flow from the high-voltage side because
the stack is connected in series with the high-voltage dc-link.
To solve this problem, an asymmetric triangular current mode
(ATCM) scheme is proposed to achieve bidirectional control
of the power and to maintain the ZCS. The proposed ATCM
scheme is illustrated in Fig. 3.
During the intervals (0, t1), (t3, t4) and (t6, Ts), the volt-
ages vL1 and vL2 are zero to keep the current iL constant and
equal to zero. In t1, a cell in the stack is bypassed generating
VC voltage in vL1 while the full-bridge is kept in zero state
(Fig. 3 (a)). The voltage VC is therefore applied to the inductor,
causing the current iL to increase linearly. In t2, the full-bridge
imposes the low-voltage (VLV ) in vL2, so the inductor voltage
is defined by the difference of the voltages applied by both
converters (VC − VLV ). Therefore, the low-voltage VLV must
be greater than VC in order to obtain a negative slope of the
inductor current and get zero current switching at t3. When
the current reaches zero in t3, an additional cell module is
connected generating zero voltage in vL1 and the full-bridge
is switched applying zero voltage in vL2. Thus, the equations
for current iL in positive power flow are show in (8).

























































Fig. 3. Current and voltage waveforms for converter under ATCM and ZCS:
(a) power flow from high-voltage side to low voltage side. (b) power flow
from low-voltage side to high-voltage side.
iL(t) =

0 if t ∈ (0, t1), (t3, t4)
∨ (t6, Ts)
VC
L (t–t1) if t ∈ (t1, t2)
i(t2)–VLV −VCL (t–t2) if t ∈ (t2, t3)
–VCL (t–t4) if t ∈ (t4, t5)
i(t5) +
VLV –VC
L (t–t5) if t ∈ (t5, t6)
(8)
ZCS restrictions are determined in (9) considering duty
cycles Di (0 < Di ≤ 0.5) as in Fig. 3 (a), the conditions for
continuity of the current iL for t2 and t5 times, and imposing






Di i = 1, 3 (9)
Therefore, peak currents in the inductor ip1L and i
p2
L can
be found in (10), using ZCS restrictions (9) and noticing that
these occur in the t2 and t5 times.

















IV. DYNAMIC BALANCE OF POWER
The previous analysis requires that the mean voltage in the
capacitors of the cells maintains a constant value during their
operation. This section presents the voltage balance condition
in the converter and a simple model to control the power
transfer between ports maintaining this balance.
A. Voltage in the cell capacitors
Considering the ATCM and the proposed modulation, the
voltage in each capacitor cell can be found integrating (2). The
capacitor voltage at the end of the modulation time window
N · Ts can be expressed using the peak currents as is shown
in (11).
vci(t0 +N · Ts) =vci(t0)+





In order to achieve a steady state balance in the voltage
capacitors, this voltage must remain in the same value at the
end of the modulation time window. Therefore, the steady state






The ratio D3D1 represents the level of asymmetry of the
current in the inductor. Also, the asymmetry needed to keep
the steady-state capacitors voltage balance decreases as the
number of cells used increases.
The peak to peak voltage in the capacitors vppci in steady
state depend of their capacitance, peak currents and number
of cells. Therefore, a capacitance value to keep the voltage
ripple within a certain boundary can be obtained from (13)
using the worse condition (D1 = 0.5).
vppci =




In order to calculate the power transferred between the high-
voltage port, the low-voltage port and the interchange of power
among the cells, the average inductor currents in the first (i1L)
and second (i2L) half cycles of the switching cycle are defined
in (14) and illustrated in Fig. 3 (a). These average currents can
be defined as a function of the peak currents in the inductor
ip1L and i
p2
L using the proposed ATCM, however this analysis
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The average power delivered by the high voltage port in one
switching cycle PHV is defined by the sum of the average
currents i1L and i
2
L due to the inductor current waveform
is the same as in the high voltage port if filters are not
considered. On the other hand, the average power in the
inductor PLV is defined by its difference as is described in
(15). The same capacitor voltage balance condition in the cell
stack (12) is found through these equations considering ATCM
and neglecting the power losses (PHV = PLV ). This extends
the voltage capacitor balance analysis to other modulations in
















Alternatively, (15) can be expressed as a function of the
average power for the stack Pstack in (16), due it is the differ-
ence of these two average power (Pstack(k) = PHV − PLV )














Thus, using (15) or (16) is possible to control the power
transfer between high voltage and low voltage ports through
the average currents i1L and i
2
L. The control law for the
power flow PHV is determined in (17), considering the ATCM
lossless model in steady state. D1 is able to control the
power transfer and the maximum power P
max
HV is obtained
evaluating PHV at D1 = 0.5. A similar analysis can be
performed for negative power flow inverting the phase shift of
voltages vL1 and vL2 as is illustrated in Fig 3 (b). Therefore,
these relationships allow full bidirectional control of the power








(N − 1)V 2C(VLV − VC)
4NfsL · VLV
(17)
The resistive elements in the inductor (rl), switches (rsw)
and capacitors (rc) reduce the maximum power transfer due
conduction losses and voltages drop at both sides of inductor.
This voltage drop can be incorporated in the analysis of power
transfer, considering the equivalent resistance req as the sum
of all resistance elements in the converter, as is shown in (18).
Two switches in the full-bridge and N cell switches in the stack
are conducting in any commutation state. Also, the number of
TABLE I
RESONANT OPERATION AND ATCM COMPARISON
Parameter Resonant Operation ATCM
Maximum peak current π
2
















capacitors connected can be approximated by a mean value
of (N − 1) since the number of capacitors inserted using the
proposed modulation is alternating between (N − 2),(N − 1)
and N .
req = rl + (N + 2) · rsw + (N − 1) · rc (18)
Therefore, the power transfer considering voltage drop due
resistive elements P
r




D21(N − 1)V 2C
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The main benefit of ATCM over the alternative resonant
operation is a simpler model that works across the entire
power range without losing ZCS. The resonant operation
requires modifying the operating frequency to control the
power transferred between the ports, making the model more
complex and losing the ZCS at operating frequencies other
than the resonant frequency. Alternatively, the ATCM model
is valid in the entire power range with ZCS, making the
converter highly efficient in any operation point. Also, the
design process is easier and less restrictive due to the fixed
frequency operation and the absence of the resonant tank
highly dependent of parasitic elements or variations of cell
capacitance.





are compared in Table I, showing a significant reduction in
the maximum peak current for equivalent high voltage port
and cells rate. However, ATCM generates less stack voltage
ratio than the resonant operation because ATCM operates
with three-levels voltage in the ac link instead of a two-level
voltage. Therefore, the resonant operation achieves a higher
voltage ratio at the same number of cells, meanwhile ATCM
operates with better use of the dc current component.
V. RESULTS
This section presents two sets of results, the simulation in
a 1MW full-scale converter, and the experimental results in a
scale-down prototype.
A. Real-scale Simulation
The parameters of the full-scale proposed converter are
listed in Table II. Different capacitance values are considered
for each capacitor in the cells to evaluate the natural balance
under more realistic conditions.
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Fig. 4. Simulation waveforms. (a) Voltage and current at 25% of the maximum power. (b) Voltage and current for maximum power reversal. (c) Waveforms




Maximum Power Ptmax 1 MW
HV side Voltage VHV 10 kV
LV side Voltage VLV 1.2 kV
Number of cells N 10
Inductor inductance L 20.6 µH
Capacitance of cell capacitors Ci 144 mF ± 20%
Switching frequency of the full-bridge fs 1 kHz
IGBTs ABB 5SNA3600E17000 V / I 1.7 kV / 3.6 kA
Fig. 4 (a) shows the operation of the converter at 25%
of the maximum power with the low voltage side as load,
illustrating the voltages and current of the inductor in four
switching periods. Fig. 4 (b) illustrates the step response of
the converter for maximum power reversal in the same time
window.
The voltages of each cell capacitor in the modulation
time window are shown in Fig. 4 (c), verifying the correct
power balance of the converter and cells even with different
capacitance values for the capacitors of each cell. The ripple
voltage in the capacitors is limited to 0.5% as it was designed.
Voltage and cell current for one cell are shown in Fig. 4 (d),
verifying the ZCS in this side of the converter. The voltage
vc1 and v1 represents the voltage of the capacitor and the
output voltage of the cell one respectively. Thus, the charge
and discharge process of the capacitor vc1 can be observed
in Fig. 4 (c) and (d). Also, the ratio N−2N used in balance
condition (12) can be deducted from Fig. 4 (d) as the number
of cycles of positive current over negative current in the cell
while it is connected (v1 = VC).
The overall simulated efficiency is over 98.25% in all power
range, as is shown in Fig. 5. The following power losses were
taken into account: (i) IGBT conduction losses; (ii) IGBT turn-
on and turn-off switching losses; (iii) diode reverse recovery
losses; and (iv) diode conduction losses. The power losses in
the cells stack at full power represents 76.5% of total losses
and are composed only by conduction losses due to the ZCS
operation (Fig. 6). The power losses in the low voltage full-
bridge at full power represent the other 23.5% of total losses
and are distributed more evenly between conduction (59.6%)
and switching losses (40.4%). The IGBTs switching losses in
the full-bridge are generated by the only two hard-switching
transitions at times t2 and t5, meanwhile the IGBT conduction
losses are negligible because they are only conducting for
the short periods (t1, t2) and (t4, t5) when the power flow
is from high voltage to low voltage port (Fig. 3 (a)). Thus,
the full-bridge diodes are conducting most of the time, and
their switching losses are almost zero because the transitions
are made with ZCS at t3 and t6 times. The peak current is
2.27 times the average current at full power, and it increases as
the power transfer decreases (Fig. 5). Both efficiency and peak
current achieve better results with ATCM than those previously
presented using a resonant operation for a similarly designed
converter [20].
B. Experimental Scale-down Prototype
The scale-down prototype (Fig. 7) was designed for 1.3 kW
of maximum power transfer between a high voltage side of
950 V and a low voltage side of 260 V. The high voltage
port was generated by a bidirectional dc power supply and
the low voltage port by a unidirectional dc power supply,
therefore the steady-state experiments consider a power flow
from low to high voltage side due the unidirectional power
supply limitation. Pre-designed cells were used in the stack,
so the device technology (MOSFET) and the sizing are not
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Fig. 6. Power losses distribution at full power transfer.
Fig. 7. Experimental scaled-down prototype.
Fig. 8. Experimental power transfer vs duty cycle D1.
Fig. 9. Experimental power efficiency and peak current for different references
of transfer power.
optimal. IGBTs are a better option at this operating frequency
because their lower conduction losses take advantage of the
ZCS operation. However, the prototype works correctly to
validate the theoretical analysis. The inductor was built using
a ferrite core, and it was designed to avoid saturation in
the core for a maximum peak current of 13 A. The detailed
parameters of the prototype are listed in Table III. An OPAL-
RT OP4510/4520 was used as the control platform and to
generate the switching signals.
To validate the model, the converter was tested in the full
range of power transfer. The experimental results validate the
control of the power transfer through the duty cycle D1 fitting
well to the theoretical model considering the conduction losses
from (19) as is shown in Fig. 8. The steady-state waveforms of
voltages and current in the inductor at 25% of power transfer
from low to high voltage port show a behaviour concordant
with the previous theoretical analysis and simulations, as is
illustrated in Fig. 10 (a). The step response of the converter,
TABLE III
PARAMETERS OF EXPERIMENTAL PROTOTYPE
Description Parameter Value
Maximum Power Ptmax 1.3 kW
HV side Voltage VHV 950 V
LV side Voltage VLV 260 V
Number of cells N 5
Inductor inductance L 480 µH
Capacitance of cell capacitors Ci 987 µF ± 20%
Switching frequency of the full-bridge fs 1 kHz
MOSFETs Infineon IPW65R041CFD V / I 650 V / 80 A
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Fig. 10. Experimental waveforms. (a) Voltage and current at 25% of the maximum power from low voltage to high Voltage side. (b) Voltage and current for
power reversal. (c) Waveforms of capacitor cells voltages at maximum power. (d) Voltage and current of one cell at maximum power.
Time [ms]
Capacitor cells voltages
Current and voltage of one cell
Waveforms in the inductor
(b)

























Current and voltage of one cell
Waveforms in the inductor
(a)






















































Fig. 11. Detailed experimental waveforms. (a) Waveforms at maximum power from low voltage to high voltage side. (b) Waveforms at 50% of maximum
power from low voltage to high voltage side.
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from 210 W low to high side power transfer to 125 W high to
low side power (Fig. 10 (b)), demonstrates the fast response
and the bidirectional capacity of the converter. However, the
reference step should occur at the end of the switching time to
avoid undesired transients in the inductor current, generating
a delayed response by Ts at worst case.
The charge and discharge process of the cell capacitors can
be observed in Fig. 10 (c), validating the voltage balance in
the capacitors using the proposed operation. The ripple voltage
in the capacitors is 1.6% at this operation point validating the
design equation (13).
Voltage and current of one cell in the modulation time
window are shown in Fig. 10 (d), verifying the soft-switching
in the stack using the ATCM. The ratio of N−2N used in power
balance condition is confirmed in this figure in the same way
that was explained in the simulation subsection.
Detailed experimental waveforms at full power (D1 = 12 )
are illustrated in Fig. 11 (a), showing the voltages and current
in the inductor, the current and voltage of one cell and
all capacitor cell voltages. The same waveforms at 50% of
maximum power (D1 =
√
1
8 ) are shown in Fig. 11 (b), al-
lowing the comparison between these two points of operation.
In both cases, the experimental results validate the previous
analysis for waveforms in the inductor, ZCS in half-bridge
cells, capacitor voltage ripple and power balance.
The maximum efficiency of the prototype was 97.72%
at 77% of maximum power transfer, and it remains over
97% in the 40- 100% power transfer range as is shown
in Fig. 9. At lower power transfer levels, the experimental
efficiency decreases to a minimum of 92% because the losses
independent of the power, such as those of the embedded
measuring sensors, are increasingly relevant at lower power
transfer levels. The experimental peak current is 1.98 times
the average current at full power, and it increases as the power
transfer decreases (gray line in Fig. 9) drawing a curve similar
to the simulated in Fig. 5.
VI. CONCLUSIONS
An asymmetric triangular current mode (ATCM) for a dc-dc
MMC has been successfully validated, achieving bidirectional
power control, ZCS and balance of the voltage in capacitor
cells. A simple control law is proposed to control the converter.
Theoretical analysis has been verified with full-scale simula-
tions and a scaled-down prototype, showing higher efficiency
(97.72%) and lower peak current compared to previous reports
of this topology using resonant operation. The experimental
results confirm the operation principle, the voltage balance
in the cells and the operation at a high number of cells and
voltages. As a disadvantage, the asymmetric operation in a dc-
dc MMC with a low number of cells could saturate the core
of the transformer if it is used for galvanic isolation. However,
the asymmetry is reduced for high step ratio due to the need
for a larger number of cells. With these results, the converter
using ATCM has the potential to be a good solution for high
step ratio dc-dc conversion.
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